DS601F2
17
CS5340
Confidential Draft
3/11/08
4.2.3
Master Clock
The CS5340 requires a Master clock (MCLK) which runs the internal sampling circuits and digital filters.
There is also an internal MCLK divider which is automatically activated based on the speed mode and
frequency of the MCLK. Table 3 shows a listing of the external MCLK/LRCK ratios that are required.
Table 4 lists some common audio output sample rates and the required MCLK frequency. Please note
that not all of the listed sample rates are supported when operating with a fast MCLK (512x, 256x, 128x
for Single-, Double-, and Quad-Speed Modes, respectively).
4.3
Serial Audio Interface
The CS5340 supports both IS and Left-Justified serial audio formats. Upon start-up, the CS5340 will detect
the logic level on SDOUT (pin 4). A 10 k
pull-up to VL is needed to select IS format, and a 10 k pull-
down to GND is needed to select Left-Justified format. Figures 19 and 20 illustrate the IS and Left-Justified
audio formats. Please see Figures 13 through 16, for more information on the required timing for the two
serial audio interface formats. Also see Application Note AN282 for a detailed discussion of the serial audio
interface formats.
Single-Speed Mode
Double-Speed Mode
Quad-Speed Mode
MCLK/LRCK Ratio
256x, 512x
128x, 256x
64x*,128x
* Quad Speed, 64x only available in Master Mode.
Table 3. Master Clock (MCLK) Ratios
SAMPLE RATE (kHz)
MCLK (MHz)
32
8.192
44.1
11.2896
22.5792
48
12.288
24.576
64
8.192
88.2
11.2896
22.5792
96
12.288
24.576
192
12.288
24.576
Table 4. Master Clock (MCLK) Frequencies for Standard Audio Sample Rates
SD A T A
2 3 2 2
8
7
23 22
SCLK
LR C K
23 2 2
65
43
21
0
87
65
43
21
0
9
Left C hann el
R igh t C h a nne l
Figure 19. IS Serial Audio Interface
SD AT A
2 3 2 2
7
6
23 2 2
SC L K
L RCK
23 22
54
32
10
8
76
54
32
10
8
9
Le ft C h a n nel
R igh t C h annel
Figure 20. Left-Justified Serial Audio Interface
相关PDF资料
CA3338AMZ96 IC DAC 8BIT 50MSPS R-R 16-SOIC
CDCR83DBQG4 IC DIRECT RAMBUS CLK GEN 24-QSOP
CDP68HC68T1M IC RTC 32X8 NVSRAM CMOS 20-SOIC
CPLL66-1600-2200 IC VCO PLL/SYNTH 2.2GHZ SMD
CPLL66-2175-2175 IC VCO PLL/SYNTH 2175MHZ SMD
CPLL66-2400-2500 IC VCO PLL/SYNTH 2500MHZ SMD
CPLL66-2450-2450 IC VCO PLL/SYNTH 2450MHZ SMD
CPLL66-3160-3380 IC VCO PLL/SYNTH 3380MHZ SMD
相关代理商/技术参数
BU307F 制造商:ISC 制造商全称:Inchange Semiconductor Company Limited 功能描述:isc Silicon NPN Power Transistor
BU3087FV-E 制造商:ROHM 制造商全称:Rohm 功能描述:Built in VCXO,Spread-Spectrum Clock Generator
BU3087FV-E2 制造商:ROHM Semiconductor 功能描述:PLL Clock Generator Single 16-Pin SSOP-B T/R
BU-30BL 功能描述:测试电夹 BRLD MINI-GATOR CLIP RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black
BU-30C 功能描述:测试电夹 MIN-GATOR CLIP COP RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black
BU-30G 功能描述:CLIP MINI ALLIGATOR 5A GOLD 制造商:mueller electric co 系列:BU 零件状态:在售 类型:短头鳄鱼夹,迷你型 开度:0.188"(4.79mm)3/16" 电压 - 额定:- 额定电流:5A 材料:钢 镀层:金 材料 - 绝缘:聚氯乙烯(PVC) 绝缘:绝缘 颜色:天然 长度:1.094"(27.79mm) 端接:压接或焊接 数量:1 件 等级:- 标准包装:1
BU30JA2MNVX-CTL 功能描述:Linear Voltage Regulator IC Positive Fixed 1 Output 3V 200mA SSON004R1010 制造商:rohm semiconductor 系列:汽车级,AEC-Q100 包装:剪切带(CT) 零件状态:有效 稳压器拓扑:正,固定式 电压 - 输出:3V 电流 - 输出:200mA 电压 - 跌落(典型值):0.24V @ 200mA 稳压器数:1 电压 - 输入:最高 6V 电流 - 限制(最小值):220mA 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:4-UDFN 裸露焊盘 供应商器件封装:SSON004R1010 标准包装:1
BU30SA4WGWL 制造商:ROHM 制造商全称:Rohm 功能描述:1ch 200mA CMOS LDO Regulators